1.
Sathyanarayana R, Ramaswamy NK, Ramaswamy RK. An Efficient Low-Power Reconfigurable Model For CMOS-Based SRAM Using FPGA. Int J Intell Syst Appl Eng [Internet]. 2023 Dec. 25 [cited 2026 Jan. 21];12(1):500-15. Available from: https://www.ijisae.org/index.php/IJISAE/article/view/3948