S. B. S, M. Sandi A. Design and FPGA Implementation of FREDO-3D-NoC for Low Power and High Throughput and its Protocol Interfacing. Int J Intell Syst Appl Eng [Internet]. 2024 Jan. 7 [cited 2025 Sep. 20];12(10s):605-18. Available from: https://www.ijisae.org/index.php/IJISAE/article/view/4413