Design and Development of Parallel Vedic Processing Architecture through ASIC Design Methodology
Keywords:
Vedic Mathematics, Virtex, Kintex, KintexVHDLAbstract
The proposed research paper discloses the design and development of the Concurrent Vedic Multiplier Architecture using ASIC design flow. In this development process, the traditional Vedic principles are referred for the design of the multiplier architecture. The principles are converted into the Boolean statements and described using HDL language. The development process is further carried out through simulation, synthesis, RTL extraction, tight optimization and analysis. Different variants of the Xilinx FPGAs are preferred for concurrent implementation and ASIC design flow is then deployed for tight optimization using Cadence tool.
Downloads
References
M. N. Chandrashekara and S. Rohith, "Design of 8 Bit Vedic Multiplier Using Urdhva Tiryagbhyam Sutra With Modified Carry Save Adder," 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), 2019, pp. 116-120, doi: 10.1109/RTEICT46194.2019.9016965.
K. Rajesh and G. U. Reddy, "FPGA Implementation of Multiplier-Accumulator Unit using Vedic multiplier and Reversible gates," 2019 Third International Conference on Inventive Systems and Control (ICISC), 2019, pp. 467-471, doi: 10.1109/ICISC44355.2019.9036345.
A. Eshack and S. Krishnakumar, "Speed and Power Efficient Reversible Logic Based Vedic Multiplier," 2019 International Conference on Recent Advances in Energy-efficient Computing and Communication (ICRAECC), 2019, pp. 1-5, doi: 10.1109/ICRAECC43874.2019.8995165.
B. S. Krishna, P. V. Lakshmi and S. Musala, "Fault Resistant 8-Bit Vedic Multiplier Using Repairable Logic," 2019 International Conference on Emerging Trends in Science and Engineering (ICESE), 2019, pp. 1-5, doi: 10.1109/ICESE46178.2019.9194675.
D. L. Prasanna and E. Prabhu, "An Efficient Fused Floating-Point Dot Product Unit Using Vedic Mathematics," 2019 3rd International Conference on Trends in Electronics and Informatics (ICOEI), 2019, pp. 12-15, doi: 10.1109/ICOEI.2019.8862718.
A. Gupta, P. Kumawat and G. Kaur, "An Efficient Approach to Implement Multiplier using Vedic Maths Squaring Technique," 2019 6th International Conference on Computing for Sustainable Global Development (INDIACom), 2019, pp. 90-93.
K. Dutta, S. Chattopadhyay, V. Biswas and S. R. Ghatak, "Design of Power Efficient Vedic Multiplier using Adiabatic Logic," 2019 International Conference on Electrical, Electronics and Computer Engineering (UPCON), 2019, pp. 1-6, doi: 10.1109/UPCON47278.2019.8980057.
S. Lad and V. S. Bendre, "Design and Comparison of Multiplier using Vedic Sutras," 2019 5th International Conference On Computing, Communication, Control And Automation (ICCUBEA), 2019, pp. 1-5, doi: 10.1109/ICCUBEA47591.2019.9128517.
A. S. Krishna Vamsi and S. R. Ramesh, "An Efficient Design of 16 Bit MAC Unit using Vedic Mathematics," 2019 International Conference on Communication and Signal Processing (ICCSP), 2019, pp. 0319-0322, doi: 10.1109/ICCSP.2019.8697985.
L. Mandal and K. Dasgupta, "Use of Vedic Mathematics to Speed-up Basic Mathematical Operations in Android Based Calculator," 2019 International Conference on Intelligent Sustainable Systems (ICISS), 2019, pp. 162- 165, doi: 10.1109/ISS1.2019.8907961.
K. D. Rao, P. V. Muralikrishna and C. Gangadhar, "FPGA Implementation of 32 Bit Complex Floating Point Multiplier Using Vedic Real Multipliers with Minimum Path Delay," 2018 5th IEEE Uttar Pradesh Section International Conference on Electrical, Electronics and Computer Engineering (UPCON), 2018, pp. 1-6, doi: 10.1109/UPCON.2018.8597031.
S. Barve, S. Raveendran, C. Korde, T. Panigrahi,Y. B. Nithin Kumar and M. H. Vasantha, "FPGA Implementation of Square and Cube Architecture Using Vedic Mathematics," 2018 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), 2018, pp. 6-10, doi: 10.1109/iSES.2018.00012.
A. S. Krishna Vamsi and S. R. Ramesh, "An Efficient Design of 16 Bit MAC Unit using Vedic Mathematics," 2019 International Conference on Communication and Signal Processing (ICCSP), 2019, pp. 0319-0322, doi: 10.1109/ICCSP.2019.8697985.
G. S. C. Teja, K. B. Sindhuri, N. U. Kumar and A.K. Vamsi, "Implementation of Vedic Multiplier Using Modified Architecture by Routing Rearrangement for High-Optimization," 2018 3rd International Conference on Communication and Electronics Systems (ICCES), 2018, pp. 506-510, doi: 10.1109/CESYS.2018.8724037.
A. Eshack and S. Krishnakumar, "Implementation of Pipelined Low Power Vedic Multiplier," 2018 2nd International Conference on Trends in Electronics and Informatics (ICOEI), 2018, pp. 171-174, doi: 10.1109/ICOEI.2018.8553853.
Downloads
Published
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
All papers should be submitted electronically. All submitted manuscripts must be original work that is not under submission at another journal or under consideration for publication in another form, such as a monograph or chapter of a book. Authors of submitted papers are obligated not to submit their paper for publication elsewhere until an editorial decision is rendered on their submission. Further, authors of accepted papers are prohibited from publishing the results in other publications that appear before the paper is published in the Journal unless they receive approval for doing so from the Editor-In-Chief.
IJISAE open access articles are licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. This license lets the audience to give appropriate credit, provide a link to the license, and indicate if changes were made and if they remix, transform, or build upon the material, they must distribute contributions under the same license as the original.
